Lmin approximately 5560% that of a uniform-channel MOS-FET without pocket implant, which is a significant (over one technology generation) improvement. The process design window of pocket implant is analyzed. The design tradeoff between the improvement of short-channel immunity and the other device electrical performance is also discussed.
I. INTRODUCTION
T HE REDUCTION of threshold voltage with decreasing channel length and increasing drain voltage is widely used as an indicator of the short-channel effect in evaluating CMOS technologies. This adverse roll-off effect is perhaps the most daunting road block in future MOSFET design. The device minimum acceptable channel length, , is primarily determined by the roll-off. The roll-off can be reduced or even reversed, i.e., the increases with decreasing channel length, by locally raising the channel doping next to the drain or drain/source junctions. The socalled Reverse Short-Channel Effect (RSCE) was originally observed in MOSFET's due to oxidation-enhanced-diffusion [1] or implant-damage-enhanced diffusion [2] which are very difficult to control. In the past few years, the locally high doping concentration in the channel near source/drain junctions has been implemented via lateral channel engineering, e.g., halo [3] or pocket implants [4] . The two terms are used interchangeably here although a halo may connote a pocket that is deeper than the drain. The implant can be either symmetrical [4] , [5] or asymmetrical [6] with respect to source and drain. Reported circuit applications include a 256-Mbit DRAM [7] and a mixed-signal processor [8] . Recently, very excellent short-channel performance was demonstrated in 0.1-m n-channel and buried p-channel MOSFET's using Large-Angle-Tilt-Implanted (LATI) pocket [4] . The pocket implant technology is very promising in the effort to tailor the short-channel performance of deep-submicron MOSFET's, although careful tradeoffs need to be made between and other device electrical parameters.
Several references were published on the modeling of RSCE in submicron MOSFET's [9] - [12] . Those models were neither sufficiently quantitative nor linked to device parameters to predict the potential of lateral channel engineering. In this work, a short-channel threshold voltage model for deepsubmicron LDD MOSFET's with pocket implant is derived by solving the quasi-two-dimensional Poisson's equation in the active channel region. With this model, the normal or reverse short-channel effect can be accurately predicted in devices with effective channel length down to 0.1 m. The effectiveness of the new model is verified by two means: experimental data and 2-D numerical simulation. Because of its simple functional form, the new model is suitable as a guide for MOSFET device design. The device design implication will be presented.
II. MODEL
By applying Gauss's law to a rectangular box in the channel depletion region of an n-MOSFET ( Fig. 1) the surface potential at the threshold of surface inversion, and is the channel doping without pocket implant. With a pocket implant, the channel doping is nonuniform. In a real process the lateral distribution of implanted impurities is a complex function and we simplify the profile by introducing an effective pocket lateral length and an average pocket doping , which is defined as Net dopant in pocket
The above integral is performed numerically based on the pocket profile obtained by SUPREM-4 2-D process simulation. The boundary conditions for the Gaussian box are 1) (3) 2) is continuous at and (4) The solution to (1) under the above boundary conditions is shown in (5) , at the bottom of the page , and .
is the built-in potential between the n-LDD and the p-body, and is a characteristic length defined as
. A more accurate expression of for an n poly-gate n-MOSFET was empirically given as [14] where are in micrometers and is in angstroms. The surface potential profiles of (5) are plotted in Fig. 2 for devices with different channel lengths and drain biases. There is a location in the channel where the potential reaches its minimum value, , and the potential barrier to electron is the highest. is located in the source-side pocket region and can be found by letting . When can be solved as (7) and the minimum potential is (8) The channel potential barrier height for electron, , is then obtained from . The change of barrier height as a function of channel length is shown in Fig. 3 for MOSFET's with and without pocket implant. As decreases, there is an initial increase of barrier height in the lowcase, indicating the RSCE. It is noted that with pocket implant the resistance to potential barrier lowering is considerably strengthened. Defined as the gate voltage at which equals to , the threshold voltage is derived and its shift is expressed as
and (11) where is the long-channel threshold voltage and is a fitting parameter to account for the difference between technology generations.
It is worth noting that when i.e., , (9) reduces to the model for uniformly-doped-channel MOSFET [13] as expected. Therefore, may be viewed as a superposition of two parts: a conventional roll-off component, and a roll-up component due to pocket implant. The latter can be explicitly expressed as which has an exponential dependence on the effective channel length. Mathematically, is composed of two exponential terms, as is demonstrated in Fig. 4 . When , both terms are negative and contribute to the roll-off. When , the second term becomes positive and produces an initial roll-up (hence the presence of RSCE) when shrinks. For a typical pocket implant condition the value of is between 0 and 3. The more the pocket dopant is implanted into the channel region, the larger the -factor. It is interesting to note that, based on the model prediction [ (9)- (11)], the amount of shift due to pocket implant, , is approximately proportional to rather than the net pocket dose, . This prediction was confirmed by 2-D numerical simulation results.
It should be also mentioned that (9) is derived under the assumptions that and which are expected to be true for realistic processes of deep-submicron MOSFET's with scaled oxide thickness and LDD junction depth.
III. EXPERIMENT
The devices used in this study were LDD n-MOSFET's with phosphorus-doped polysilicon gate (fabricated by a dualgate CMOS process). The gate oxide thickness is 90Å. The dose of the p-well implant was cm . After gate definition and polysilicon etching, an n-LDD was implanted (As , 60 KeV, cm ). An 1500 A oxide spacer was then formed and a p-type pocket was formed via large-angle-tilt 30 implantation. The heavily doped S/D was finally implanted (Ph , 0 KeV, cm ). The process condition for lateral channel engineering (LATIpocket) was split as described in Table I . There were two groups of pocket implant condition: 1) varying implant energy, and 2) varying implant dose. The effective pocket length and doping concentration were estimated from the method (9) is extracted from the measured versus curve for the uniformlydoped device [13] . The was actually an average value measured from several device sites across the wafer.
IV. RESULTS AND DISCUSSIONS

A. Effect of Pocket Implant Dose and Energy
The behavior of measured at V versus for the n-MOSFET's are shown in Fig. 5 (varying pocket implant energy) and Fig. 6 (varying pocket implant dose) where both the experimental data and the theoretical prediction based on our model are plotted. In this particular device the RSCE occurs when either a high pocket implant energy ( 60 keV in Fig. 5 ) or a high implant dose ( cm in Fig. 6 ) is used. As can be seen, the model well predicts the effect of pocket implant on roll-off (up). The pocket implant causes a positive shift of when a higher implant energy and/or a larger implant dose is used. This is because increasing either or results in a raised potential barrier height in the channel. Therefore, from the design viewpoint, careful tradeoff should be made between the excessive roll-up which degrades the current drive and the short-channel performance (
). The parameters shown in the plots are calculated from (11) with a given channel doping and drain bias. A fitting parameter is used here, though it changes slightly for different technologies. Please note that only one parameter, , is varied among all the model curves in Figs. 5 and 6 . The fact that all the experimental curves can be fit by a set of value makes (9) a powerful and useful model. For example, for a given allowed overshoot (and a given allowed i.e., given ), there is only a certain range of allowed (9) . Even though (9) has been derived for constant doping in the pocket region, each value can represent an infinite combination of and (11). Hence it is not entirely surprising that the model (9) with as a semi-empirical parameter can model devices with any realistic pocket impurity profiles (Figs. 5 and 6) .
B. Effect of DIBL
To further explore the validity of the model, 2-D numerical simulation was performed on different CMOS technologies. We simulated three device technologies with the key parameters shown in Table II . All devices have the same pocket implant energy and dose. Fig. 7 shows the simulated versus for these three technologies, each with two drain biases. As can been seen, the model agrees well with the numerical simulation for all three technologies and different drain biases. To help further understand the DIBL effect in pocket-implanted MOSFET's, Fig. 8 shows as a function of for MOSFET's with and without pocket implant. It is found that of all devices decrease as increases, but the amount of drop as a result of DIBL effect is remarkably reduced in pocket-implanted devices. This phenomenon is especially prominent for a very short channel device, in which the short-channel behavior is unacceptable without lateral channel engineering. When the RSCE is present, is a more nonlinear function of in pocket-implanted devices than in uniformly-doped devices and (9) correctly predicts this behavior. Fig. 9 shows the simulated and calculated curves of versus for two substrate-source biases ( and V). It is shown that the RSCE is more pronounced when a substrate bias voltage is applied. This is because increases as increases (11) . In a real design, the overshoot should be limited by monitoring at the maximum condition (the worse case).
C. Minimum Channel Length
The is defined as a minimum acceptable channel length that meets some specific short-channel-effect criterion [13] , [14] . It may be defined by one of the two ways: 1) The where (normal) or (RSCE), whichever occurs first when shortening the channel; or 2) (normal) or (RSCE), whichever occurs first when shortening the channel. Here the superscript notations " " and " " represent roll-off and roll-up, respectively. Under the definition (I), is derived from (9) as the larger of and when and (12) when and (13) where is the critical where is changed from roll-off-dominant to roll-up-dominant. Under the definition (II), is derived as when (14) when (15) where . Fig. 10 shows the as a function of under two different definitions. Note that the case is the boundary between the normal and the reverse short-channel effect regimes. When , the most desirable is achieved. In this case the first rolls up and peaks at a specified acceptable and then rolls off to at . The difference between and is the improvement of shortchannel immunity by lateral channel engineering. As shown in Fig. 10 , when designed at (optimum case), is about 40% that of a uniform-channel device . This improvement is more prominent under a tighter criterion (i.e., a smaller ). When the RSCE is severe and an excessive roll-up shows up, would occur and the second term in (9) dominates. The can be now approximated by the second term in (9) under the definition (I) (16) under the definition (II) (17)
It is easy to make the two definitions of identical by choosing (18) Similarly, when at , the first term in (9) dominates, and . Here the two definitions become identical if we choose (19) Under the worst case design, the improvement of is less than that predicted in Fig. 10 . As shown in Fig. 11 , the worst case is determined by the roll-off ( V) at light pocket implant (small ) and by the roll-up ( V) at heavy pocket implant (large ). At the optimum design ( is around 1.6), the is reduced to 55 60% that of a uniformly-doped-channel MOSFET without pocket implant. This is still a significant improvement-more than one technology generation. from (12) and (13) . The solid lines are where the roll-off reaches ( 100 mV) and the dotted lines are where the roll-up peak reaches ( 100 mV). In this particular device sample with A and m, a 5% control in and a 10% control in are needed to achieve a design goal of m. With pocket implant, the MOSFET roll-off can be controlled to achieve certain desired . In this sense the short-channel performance can be tailored, though there exists a theoretical limit of for any given pocket design. Another well-known merit is that the drain-to-source punchthrough is suppressed in a pocket-implanted device. This is especially important when the device is scaled to the very short channel regime. Despite all the merits, careful tradeoffs between and other device electrical parameters should be made. When the pocket implant energy/dose increases, is degraded due to the raise of the threshold voltage. This tradeoff is shown by the experimental data in Fig. 13 . The pocket implant increases the peripheral capacitance of the S/D- Device parameters are the same as in Table I. to-channel junction,
D. Process Design Window and Design Tradeoffs
. The simulation data shows that increases up to 15% for the range of implantation condition used. However, the bottom junction capacitance, , is not influenced by the pocket implant. Since is more than one order-of-magnitude larger than , the overall impact on the junction capacitance due to pocket implant is quite minor. Indeed, this is an advantage of lateral channel engineering over vertical (or substrate) channel engineering in the effort to suppress short channel effect. Similarly, the body effect is affected by the pocket implant due to heavier p-type doping concentration near the S/D region. For a MOSFET with a given pocket implant, the body effect is expected to be worse when channel length becomes shorter. In summary, the improvement of short channel immunity is traded-off with the degradation of current drive, junction capacitance, and body effect. An optimum design of pocket implant should be determined based upon the requirements (or tolerance) set by both the roll-off (or ) and all the other electrical parameters.
V. SUMMARY
We presented an analytical model which predicts the influence of , and body bias on the normal and reverse short-channel effect in deep-submicron MOSFET's with lateral channel-engineering (pocket or halo implants). The model performs well for down to 0.1-m channel length as long as and are properly scaled. According to the model, shift is composed of two parts: a conventional roll-off, and a roll-up due to pocket implant, the latter component having an exponential dependence on the effective channel length. The effect of pocket implant on shift is determined roughly by . Unlike the case in a uniformly-doped-channel MOSFET's, the dependence on in a pocket-implanted MOSFET's is more a nonlinear function even at very small . The validity of the model is verified by both experimental data and 2-D numerical simulation.
For a given technology ( , etc.) the impact of pocket implant energy and dose can be lumped into a simple parameter without concerning the real impurity profile in the channel. The most desirable can be achieved when a reasonable amount of RSCE is introduced. Design curves are presented to demonstrate how this can be done through the optimization of -parameter in a pocket-implanted device. Under a overshoot of 100 mV, the lateral channel engineering pushes the to 55 60% that of the uniformlydoped-channel device. This is a significant improvement (more than one technology generation). Careful tradeoffs must be made between the improvement in short-channel effect and the other device performance such as current drive, junction capacitance, and body effect.
